Wednesday 9 November 2022

Communication Systems - DPSK

 clc ;

bk = [1 ,0 ,0 ,1 ,0 ,0 ,1 ,1]; // input digital sequence
for i = 1: length (bk)
if(bk(i) ==1)
bk_not (i) =~1;
else
bk_not (i)= 1;
end
end
dk_1 (1) = bool2s ( 1&bk (1) ); // initial value of differential encoded sequence
dk_1_not (1) = bool2s (0&bk_not(1));
dk (1) = bitxor ( dk_1 (1) ,dk_1_not (1)) // f i r s t b i t o f dpsk encoder
for i =2: length (bk)
dk_1 (i) = dk(i -1);
dk_1_not (i) = ~dk(i -1);
dk(i) = bitxor ( bool2s ( dk_1 (i)&bk(i)),bool2s (dk_1_not (i)&bk_not (i)));
end
for i =1: length (dk)
if(dk(i) ==1)
dk_radians (i)=0;
elseif (dk(i) ==0)
dk_radians (i)=%pi;
end
end
disp (' Table 7.3 Illustrating the Generation of DPSK Signal')
disp ( '' )
disp (bk , '( bk )')
bk_not = bk_not ';
disp (bk_not , ' (bk not)')
dk = dk ';
disp (dk , 'Differentially encoded sequence (dk)')
dk_radians = dk_radians ';
disp (dk_radians, 'Transmitted phase in radians')

No comments:

Post a Comment

Verilog Code for Universal Shift Register

  Universal Shift Register module universalshift (clr,clk,sel,in,out); input clr,clk; input [1:0]sel; input [3:0]parin; output reg[3:0]out; ...